Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing |
| |
Authors: | Suraj Sindia Vishwani D. Agrawal Virendra Singh |
| |
Affiliation: | 1. Department of Electrical and Computer Engineering, Auburn University, Auburn, AL, 36849, USA 2. Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, 400076, India
|
| |
Abstract: | Test techniques for analog circuits characterize the input-output relationship based on coefficients of transfer function, polynomial expansion, wavelet transform, V-transform or Volterra series. However, these coefficients always suffer from errors due to measurement accuracy and noise. This paper presents closed form expressions for an upper bound on the defect level and a lower bound on fault coverage achievable in such analog circuit test methods. The computed bounds have been validated on several benchmark circuits. Further, application of these bounds to scalable RC ladder networks reveal a number of interesting characteristics. The approach adopted here is general and can be extended to find bounds on defect level and fault coverage in other component based test methods for linear circuits. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|