A 5.9-GHz voltage-controlled ring oscillator in 0.18-/spl mu/m CMOS |
| |
Authors: | Eken Y.A. Uyemura J.P. |
| |
Affiliation: | Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA; |
| |
Abstract: | This paper presents the design of three- and nine-stage voltage-controlled ring oscillators that were fabricated in TSMC 0.18-/spl mu/m CMOS technology with oscillation frequencies up to 5.9 GHz. The circuits use a multiple-pass loop architecture and delay stages with cross-coupled FETs to aid in the switching speed and to improve the noise parameters. Measurements show that the oscillators have linear frequency-voltage characteristics over a wide tuning range, with the three- and nine-stage rings resulting in frequency ranges of 5.16-5.93 GHz and 1.1-1.86 GHz, respectively. The measured phase noise of the nine-stage ring oscillator was -105.5 dBc/Hz at a 1-MHz offset from a 1.81-GHz center frequency, whereas the value for the three-stage ring oscillator was simulated to be -99.5 dBc/Hz at a 1-MHz offset from a 5.79-GHz center frequency. |
| |
Keywords: | |
|
|