A 1 V 186-μW 50-MS/s 10-bit subrange SAR ADC in 130-nm CMOS process |
| |
引用本文: | 余明元,李婷,杨家琪,张双双,林福江,贺林.A 1 V 186-μW 50-MS/s 10-bit subrange SAR ADC in 130-nm CMOS process[J].半导体学报,2016,37(7):075005-7. |
| |
作者姓名: | 余明元 李婷 杨家琪 张双双 林福江 贺林 |
| |
基金项目: | Project supported by the National Natural Science Foundation of China;the Fundamental Research Funds for the Central Universities;and the Funds of Science and Technology on Analog Integrated Circuit Laboratory |
| |
摘 要: | This paper presents a 10-bit 50-MS/s subrange successive-approximation register (SAR) analog-to-digital converter (ADC) composed of a 4-bit SAR coarse ADC and a 6-bit SAR fine ADC. In the coarse ADC, multi-comparator SAR architecture is used to reduce the digital logic propagation delay, and a traditional asynchronous SAR ADC with monotonic switching method is used as the fine ADC. With that combination, power dissipation also can be much reduced. Meanwhile, a modified SAR control logic is adopted in the fine ADC to speed up the conversion and other techniques, such as splitting capacitors array, are borrowed to reduce the power consumption. Fabricated with 1P8M 130-nm CMOS technology, the proposed SAR ADC achieves 51.6-dB signal to noise and distortion ratio (SNDR) and consumes 186 μ W at 50 MS/s with a 1-V supply, resulting in a figure of merit (FOM) of 12 fJ/conversion-step. The core area is only 0.045 mm2.
|
关 键 词: | SAR ADC low power high speed subrange modified SAR logic |
本文献已被 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|