Low-cost testing of high-density logic components |
| |
Authors: | Bassett RW Butkus BJ Dingle SR Faucher MR Gillis PS Panner JH Petrovick JG Jr Wheater DL |
| |
Affiliation: | IBM Corp., Essex Junction, VT; |
| |
Abstract: | The evolution of a testing method and architecture of a logic-device tester to be used for the next generation of IBM's high-density CMOS ASIC (application-specific integrated circuit) logic components is described. The tester's design is based on the architecture of an existing IBM memory tester rather than on a conventional logic-tester design. The testing strategy calls for boundary-scan in each component design, built-in self-test logic within embedded memory arrays, and the use of weighted random-pattern logic testing. The development of the tester hardware is discussed, and capital costs of the new tester are compared with those of other approaches |
| |
Keywords: | |
|
|