首页 | 本学科首页   官方微博 | 高级检索  
     


Simultaneous power supply, threshold voltage, and transistor sizeoptimization for low-power operation of CMOS circuits
Authors:Pant  P De  VK Chatterjee  A
Affiliation:Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA;
Abstract:This paper demonstrates a new approach for minimizing the total of the static and the dynamic power dissipation components in a complementary metal-oxide-semiconductor (CMOS) logic network required to operate at a specified clock frequency. The algorithms presented can be used to design ultralow-power CMOS logic circuits by joint optimization of supply voltage, threshold voltage and device widths. The static, dynamic and short-circuit energy components are considered and an efficient heuristic is developed that delivers over an order of magnitude savings in power over conventional optimization methods
Keywords:
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号