A single-chip CMOS transceiver for 802.11a/b/g wireless LANs |
| |
Authors: | Ahola R. Aktas A. Wilson J. Rao K.R. Jonsson F. Hyyrylainen I. Brolin A. Hakala T. Friman A. Makiniemi T. Hanze J. Sanden M. Wallner D. Yuxin Guo Lagerstam T. Noguer L. Knuuttila T. Olofsson P. Ismail M. |
| |
Affiliation: | Spirea AB, Espoo, Finland; |
| |
Abstract: | A dual-band trimode radio fully compliant with the IEEE 802.11a, b, and g standards is implemented in a 0.18-/spl mu/m CMOS process and packaged in a 48-pin QFN package. The transceiver achieves a receiver noise figure of 4.9/5.6 dB for the 2.4-GHz/5-GHz bands, respectively, and a transmit error vector magnitude (EVM) of 2.5% for both bands. The transmit output power is digitally controlled, allowing per-packet power control as required by the forthcoming 802.11 h standard. A quadrature accuracy of 0.3/spl deg/ in phase and 0.05 dB in amplitude is achieved through careful analysis and design of the I/Q generation parts of the local oscillator. The local oscillators achieve a total integrated phase noise of better than -34 dBc. Compatibility with multiple baseband chips is ensured by flexible interfaces toward the A/D and D/A converters, as well as a calibration scheme not requiring any baseband support. The chip passes /spl plusmn/2 kV human body model ESD testing on all pins, including the RF pins. The total die area is 12 mm/sup 2/. The power consumption is 207 mW in the receive mode and 247 mW in the transmit mode using a 1.8-V supply. |
| |
Keywords: | |
|
|