A BiNoC architecture—aware task allocation and communication scheduling scheme |
| |
| Affiliation: | 1. Department of Information and Communication Engineering, Chaoyang University of Technology, Taichung 413, Taiwan, ROC\n;2. MediaTek Inc., Hsinchu 300, Taiwan, ROC\n;3. Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan, ROC\n;4. Department of Electrical and Computer Engineering, University of Wisconsin–Madison, Madison, WI 53706-1691, USA\n;5. Department of Electrical Engineering and Graduate Institute of Electronics Engineering, National Taiwan University, Taipei 106, Taiwan, ROC\n;1. University of Victoria, Victoria, BC, Canada;2. Prince Sattam Bin AbdulAziz University, Alkharj, Saudi Arabia;3. Electronics Research Institute, Cairo, Egypt;1. Institute of Computing, University of Campinas, Av. Albert Einstein, 1251, Cidade Universitária, Campinas - SP 13083-852, Brazil;2. Institute of Computer and Network Engineering, T.U. Braunschweig, Hans-Sommer-Street 66, 38106 Braunschweig, New Brunswick, Germany;1. IETR/SCEE, CentraleSupélec, Avenue de la Boulaie, CS 47601, F-35576 Cesson-Sévigné cedex, France;2. Lab-STICC Laboratory, University of South Brittany, Lorient, France;3. Institute for Security in Information Technology, Technical University of Munich, Germany |
| |
| Abstract: | A novel real-time task allocation and scheduling scheme is proposed for a multi-core system incorporated in a Bidirectional Network-on-Chip (BiNoC) platform. Given a task graph, this scheme seeks to minimize the total execution time by allocating ready-to-execute tasks to as many available cores as possible subject to the real-time deadlines of each task. A refinement process is introduced to update the priority ranking of a task list so as to meet the timing constraints. In particular, the communication overhead is considered by incorporating the packet routing paths and delays into the overall optimization process. In doing so, the flexibility of bidirectional links of BiNoC is exploited to alleviate traffic congestion, such that more tasks could be executed concurrently at different cores and overall execution time be reduced. To validate the effectiveness of this proposed scheme, extensive simulations have been performed. The results clearly demonstrate the superior performance of this proposed scheme compared to existing approaches that did not exploit the flexibility of BiNoC. |
| |
| Keywords: | |
| 本文献已被 ScienceDirect 等数据库收录！ |
|
