VLSI implementation of a new LMS-based algorithm for noise removal in ECG signal |
| |
Authors: | S. Satheeskumaran M. Sabrigiriraj |
| |
Affiliation: | 1. Department of Electronics and Communication Engineering, Karpagam College of Engineering, Coimbatore, Tamilnadu, India;2. Department of Electronics and Communication Engineering, SVS College of Engineering, Coimbatore, Tamilnadu, India |
| |
Abstract: | Least mean square (LMS)-based adaptive filters are widely deployed for removing artefacts in electrocardiogram (ECG) due to less number of computations. But they posses high mean square error (MSE) under noisy environment. The transform domain variable step-size LMS algorithm reduces the MSE at the cost of computational complexity. In this paper, a variable step-size delayed LMS adaptive filter is used to remove the artefacts from the ECG signal for improved feature extraction. The dedicated digital Signal processors provide fast processing, but they are not flexible. By using field programmable gate arrays, the pipelined architectures can be used to enhance the system performance. The pipelined architecture can enhance the operation efficiency of the adaptive filter and save the power consumption. This technique provides high signal-to-noise ratio and low MSE with reduced computational complexity; hence, it is a useful method for monitoring patients with heart-related problem. |
| |
Keywords: | Electrocardiogram (ECG) variable step-size delayed least mean square (VSS-DLMS) algorithm mean square error (MSE) field programmable gate array (FPGA) |
|
|