| FPGA实现MPSK解调 |
| |
| 引用本文： | 艾砾,卜祥元.FPGA实现MPSK解调[J].军民两用技术与产品,2005(4):46-48. |
| |
| 作者姓名： | 艾砾 卜祥元 |
| |
| 作者单位： | 北京理工大学电子工程系,北京,100081;北京理工大学电子工程系,北京,100081 |
| |
| 摘 要： | 阐述了一种实现MPSK数字解调的设计方案，结合FPGA的特点对锁相环实现载波同步、位同步等各部分进行了详细介绍，整个部分可通过配置参数解调不同的调制信号，具有很强的通用性，对工程设计有一定的参考价值。
|
| 关 键 词： | FPGA 数字锁相环 解调 MPSK |
| 文章编号： | 1009-8119(2005)04-0046-03 |
Realization of MPSK Demodulation by FPGA |
| |
| Ai Shuo,Pu Xiangyuan.Realization of MPSK Demodulation by FPGA[J].Universal Technologies & Products,2005(4):46-48. |
| |
| Authors: | Ai Shuo Pu Xiangyuan |
| |
| Abstract: | This paper introduces a designing method that may realize digital demodulation of MPSK, and provides detailed explanations on the carrier synchronization, bit synchronization and other related parts of DPLL according to the characteristics of FPGA. This method may realize demodulation different modulated signals by means of configuring parameters, which has universal application and some reference value for engineering design. |
| |
| Keywords: | FPGA DPLL Demodulation MPSK |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
