首页 | 本学科首页   官方微博 | 高级检索  
     

基于随路时钟恢复的多源数据光纤传输系统
引用本文:覃江毅,何静,王凯,李献斌,王孝飞. 基于随路时钟恢复的多源数据光纤传输系统[J]. 半导体光电, 2021, 42(4): 590-595. DOI: 10.16818/j.issn1001-5868.2021.04.027
作者姓名:覃江毅  何静  王凯  李献斌  王孝飞
作者单位:军事科学院国防科技创新研究院,北京100000;湖南工业大学电气与信息工程学院,湖南株洲412007
基金项目:湖南省自然科学青年基金项目(2019JJ50121).通信作者:王凯
摘    要:针对数据互联网络中多源高速并行数据实时传输的问题,提出了一种基于随路时钟恢复的多源数据光纤传输系统,详细介绍了其工作原理和设计思想.系统将现场可编程逻辑门阵列(FPGA)内部高速收发器与专用数字锁相环相结合,给出了随路时钟恢复与数据流量控制的具体实现过程.相比于现有的各类高速并行数据传输解决方案,该系统具备可软件定义的数据接入能力,也能支持更加灵活的随路时钟动态范围.同时,通过设计精简合理的帧结构,推导数据位宽与随路时钟之间的约束关系,有效提高了系统传输带宽.测试结果表明,该系统工作稳定可靠,实时传输效果好,时钟恢复精度可达100 fs,扩展了串并转换与并串转换技术的应用领域.

关 键 词:时钟恢复  数据互联  流量控制  光通信  现场可编程逻辑门阵列
收稿时间:2021-05-07

Design of Multi-Source Data Optical Transmission System Based on Sampling Clock Recovery
QIN Jiangyi,HE Jing,WANG Kai,LI Xianbin,WANG Xiaofei. Design of Multi-Source Data Optical Transmission System Based on Sampling Clock Recovery[J]. Semiconductor Optoelectronics, 2021, 42(4): 590-595. DOI: 10.16818/j.issn1001-5868.2021.04.027
Authors:QIN Jiangyi  HE Jing  WANG Kai  LI Xianbin  WANG Xiaofei
Affiliation:National Innovation Institute of Defense Technology, Academy of Military Sciences, Beijing 100071, CHN;College of Electric and Information Engineering, Hunan University of Technology, Zhuzhou 412007, CHN
Abstract:For multi-source high speed parallel data real-time transmission problems in data association network, a multi-source data optical transmission system based on sampling clock recovery is presented in this paper, and its operating principle and design idea are introduced in detail. The system combines the high speed transceiver in Field Programmable Gate Array (FPGA) with the special digital phase-locked loop chip, and gives the specific scheme of sampling clock recovery and data flow control. Compared with the existing high speed parallel data transmission system, the one presented in this paper has software-defined access capability and supports more flexible dynamic range for the different sampling clock. What is more, through the design of simplified and reasonable frame structure, and the constraint relation between the data bit width and the sampling clock is deduced, the system can improve the effective transmission bandwidth obviously. The test results show that this system can work stably and reliably with an excellent real-time transmission effect, and have the high precision of clock recovery. Meanwhile the system extends the application field of serializer and deserializer technology, and it provides a high reference value for other transmission systems.
Keywords:clock recovery   data association   flow control   optical communication   FPGA
本文献已被 万方数据 等数据库收录!
点击此处可从《半导体光电》浏览原始摘要信息
点击此处可从《半导体光电》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号