4-channel-interpolated 14-bit high speed CORDIC DDS IP core |
| |
Authors: | LIU Maliang ZHU Zhangming GUO Xulong YANG Yintang |
| |
Affiliation: | (School of Microelectronic, Xidian Univ., Xi'an 710071, China) |
| |
Abstract: | The direct digital frequency synthesizer (DDS) has been widely used because of the advantages of less frequency hopping time and fine frequency discrimination. But the disadvantages of narrowband and poor SFDR performance limit the quality of the DDS output signal. Based on the improved phase to sine-amplitude mapping technology, this paper presents a 4-channel-interpolated 14-bit high speed CORDIC DDS IP core with a 4-stage pipelined phase accumulator. Compared with the traditional CORDIC structure, the sample rate is four times higher, and the complexity and area of the circuit are reduced. The test results indicate that when the sample clock frequency is 1GHz and the frequency resolution is 0.23Hz, the output frequency is 82MHz with a SFDR of 86.7dB. Based on the 0.18μm 1P6M CMOS process, the effective area of the IP core is 1.33mm2. The DDS presented in this paper can be used in system chips of the high accuracy wide band radar and communication system as embedded application. |
| |
Keywords: | direct digital frequency synthesizer coordinate rotation digital computer clock interpolation improved for phase to sine-amplitude mapping complementary metal oxide semiconductor |
|
| 点击此处可从《西安电子科技大学学报》浏览原始摘要信息 |
|
点击此处可从《西安电子科技大学学报》下载全文 |