| 基于FPGA的UART设计与实现 |
| |
| 引用本文： | 何勇. 基于FPGA的UART设计与实现[J]. 现代电子技术, 2010, 33(11): 154-156,159 |
| |
| 作者姓名： | 何勇 |
| |
| 作者单位： | 贵州大学,计算机与信息学院,贵州,贵阳,550025 |
| |
| 摘 要： | 介绍了应用现场可编程门阵列（FPGA）设计和实现通用异步收发器UART的方法。采用有限状态机模型形式化描述了UART的功能,在此基础上用硬件描述语言VHDL编程实现了UART,并使用QuartusⅡ软件中的嵌入式逻辑分析仪SignalTapⅡ对数据传输进行了检测,验证了设计的正确性。
|
| 关 键 词： | FPGA UART 有限状态机 SignalTapⅡ |
Design and Realization of UART Based on FPGA |
| |
| HE Yong. Design and Realization of UART Based on FPGA[J]. Modern Electronic Technique, 2010, 33(11): 154-156,159 |
| |
| Authors: | HE Yong |
| |
| Affiliation: | HE Yong(College of Computer Science & Information,Guizhou University,Guiyang 550025,China) |
| |
| Abstract: | A method to design and realize the universal asynchronous receiver/transmitter（UART） based on the field programmable gate array（FPGA） is introduced.The functions of UART are described formally by using the finite state machine model,by the way,UART is realized on the basis of VHDL.Moreover,the data transmission is detected with SignalTapⅡ which is an embedded logic analyzer in Quartus Ⅱ.The result proves the validity of the design. |
| |
| Keywords: | FPGA UART |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
