首页 | 本学科首页   官方微博 | 高级检索  
     

空间存储器纠错系统的软件实现
引用本文:左祥慧,李建清,宋爱国. 空间存储器纠错系统的软件实现[J]. 电气电子教学学报, 2007, 29(3): 62-63,69
作者姓名:左祥慧  李建清  宋爱国
作者单位:东南大学,AMS研究中心,江苏,南京,210096
摘    要:本文分析了国际空间站AMS存储系统中一些恶劣的空间环境对随机存储器RAM电路的影响,它可能改变半导体记忆器件的逻辑状态,导致存储单元在逻辑"0"与"1"之间发生翻转等问题.本文采用了基于纠错编码基本原理的BCH(15,7)算法,该算法能够有效解决两位随机错误的纠正问题.本文采用错误图样查找的译码方法,用Verilog DHL来设计BCH(15,7)码的编码与解码,并下载到FPGA芯片上,通过仿真和实践都证明了这种方案的正确性和可行性.

关 键 词:BCH码 VerilogHDL FPGA
文章编号:1008-0686(2007)03-0062-03
收稿时间:2007-01-09
修稿时间:2007-01-092007-03-09

The Software Realization of Error Correcting System for Space Memory
ZUO Xiang-hui,LI Jian-qing,SONG Ai-guo. The Software Realization of Error Correcting System for Space Memory[J]. Journal of Electrical & Electronic Engineering Education, 2007, 29(3): 62-63,69
Authors:ZUO Xiang-hui  LI Jian-qing  SONG Ai-guo
Affiliation:AMS Research Centre of Southeast University, Nanjing 210096, China
Abstract:The influence of some bad space environment on RAM circuit in AMS storage system of international space station is analyzed in this paper.The error codes can impact the logic states of some semiconductor memory apparatus,make storage units turn between 0 and 1,etc.The algorithm BCH(15,7) based on the principle of error correcting coding can solve the problems of two random errors effectively.This paper adopts the error searching method to decode, and makes the use of Verilog DHL to design the code of BCH(15,7) which is also programmed down to the FPGA chip.This scheme is proved to be feasible and effective by the emulator and practice.
Keywords:BCH码  VerilogHDL  FPGA
本文献已被 CNKI 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号