| 基于FPGA的串口通讯设计 |
| |
| 引用本文： | 郭树涛,靖永志. 基于FPGA的串口通讯设计[J]. 北京电子科技学院学报, 2006, 14(4): 74-78 |
| |
| 作者姓名： | 郭树涛 靖永志 |
| |
| 作者单位： | 西南交通大学,磁浮技术与磁浮列车教育部重点实验室,四川,成都,610031;西南交通大学,磁浮技术与磁浮列车教育部重点实验室,四川,成都,610031 |
| |
| 摘 要： | 串行通信接口是一种主要的通信接口.本文设计了一个串口数据采集和处理程序.详细介绍了系统各个模块的具体设计方法,使用了硬件描述语言Verilog HDL进行编程,并使用Modelsim对实验结果进行了仿真,验证了用FPGA实现串行通信的可行性.
|
| 关 键 词： | FPGA 串口通讯 Verilog HDL |
| 文章编号： | 1672-464X（2006）04-0074-05 |
| 收稿时间： | 2006-08-20 |
| 修稿时间： | 2006-08-20 |
Serial Communication Based on FPGA |
| |
| GUO Shu-tao,JING Yong-zhi. Serial Communication Based on FPGA[J]. Journal of Beijing Electronic Science & Technology Institute, 2006, 14(4): 74-78 |
| |
| Authors: | GUO Shu-tao JING Yong-zhi |
| |
| Affiliation: | Maglev Train and Magnetism Application Engineering key Laboratory, Southwest Jiaotong University, Chengdu ,Sichuan 610031,China |
| |
| Abstract: | Serial communication Interface (SCI) is a primary communication interface. A data collection and processing system was designed and each module was presented in detail in this paper. Verilog HDL was used in programming. The result was simulated with Modelsim. Finally, the possibility of serial communication based on FPGA was verified. |
| |
| Keywords: | FPGA SCI Verilog HDL |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
