An Area-Effective Cell-Based Channel Decoder LSI For a Digital Satellite TV Broadcasting |
| |
Authors: | Takehiro Kamada Toshihiko Fukuoka Yuji Nakai Yoshihiko Fukumoto Yasuhiro Nakakura Katsuhiko Ueda Tomonori Shiomi and Kazuhiro Ota |
| |
Affiliation: | (1) Consumer Electronics System LSI Development Center, Matsushita Electric Industrial Co., Ltd., 3-1-1, Yagumo-nakamachi, Moriguchi, Osaka, Japan;(2) Advanced LSI Technology Development Center, Matsushita Electric Industrial Co., Ltd., 3-1-1, Yagumo-nakamachi, Moriguchi, Osaka, Japan;(3) AVC Products Development Laboratory, Matsushita Electric Industrial Co., Ltd., 2-15, Matsuba-cho, Kadoma, Osaka, Japan |
| |
Abstract: | A new channel decoder LSI, which will be used in digital satellite TV broadcasting Set-Top Boxes, has been designed. This LSI's functions include AD/DA conversion, QPSK demodulating, Viterbi decoding, frame synchronization, convolutional deinterleaving, Reed-Solomon (RS) decoding, and descrambling. We use a new method for Viterbi Decoding called the Tracking Survivor State Information (TSSI) method, which not only reduces power consumption, but also solves the problem of increasing memory size. To reduce the size of RS decoder circuit, we used a three-stage-pipeline structure as well as designed a new architecture to realize Euclid's algorithm. This device has been fabricated in a 0.35 µm 3-metal CMOS standard cell-based process and is composed of 670 K transistors. In this paper, we describe the TSSI method of the Viterbi Decoder and the Reed-Solomon Decoder's new 3-stage pipeline architecture. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|