An 8 bit 1 MS/s SAR ADC with 7.72-ENOB |
| |
Authors: | Jihai Duan Zhiyong Zhu Jinli Deng Weilin Xu |
| |
Affiliation: | Guangxi Key Laboratory of Precision Navigation Technology and Application, Guilin University of Electronic Technology, Guilin 541004, China |
| |
Abstract: | This paper presents a low power 8-bit 1 MS/s SAR ADC with 7.72-bit ENOB.Without an op-amp,an improved segmented capacitor DAC is proposed to reduce the capacitance and the chip area.A dynamic latch comparator with output offset voltage storage technology is used to improve the precision.Adding an extra positive feedback in the latch is to increase the speed.What is more,two pairs of CMOS switches are utilized to eliminate the kickback noise introduced by the latch.The proposed SAR ADC was fabricated in SMIC 0.18μm CMOS technology.The measured results show that this design achieves an SFDR of 61.8 dB and an ENOB of 7.72 bits,and it consumes 67.5 μW with the FOM of 312 fJ/conversion-step at 1 MS/s sample under 1.8 V power supply. |
| |
Keywords: | SAR ADC dynamic latch comparator output offset voltage storage technology kickback noise |
本文献已被 万方数据 等数据库收录! |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |