Stacked PMOS clamps for high voltage power supply protection |
| |
Authors: | Timothy J Maloney Wilson Kan |
| |
Abstract: | Large p-channel MOS (PMOS) field-effect transistors (FETs) with multiple gates can be arranged to provide ESD protection to high voltage on-chip power supplies in submicron integrated circuits. These clamps divide the supply voltage among several gate oxides; the circuitry accompanying the large series FETs provides near-maximum gate drive during the ESD for high pulsed current. Layouts are densely packed because minimum dimensions can be used and because no contact is needed between the stacked gates. The designs for high voltage are extensions of the large PMOS FET ESD clamps and timed drive circuitry that are used to clamp ordinary on-chip power supply lines. |
| |
Keywords: | |
本文献已被 ScienceDirect 等数据库收录! |