Clock Faults Induced Min and Max Delay Violations |
| |
Authors: | D. Rossi M. Omaña J. M. Cazeaux C. Metra T. M. Mak |
| |
Affiliation: | 1. DEI – ARCES, University of Bologna, Bologna, Italy 2. GlobalFoundries, Sunnyvale, CA, USA
|
| |
Abstract: | In this paper, we show that clock faults producing duty-cycle variations, which have been proven very likely, can give rise to min or max delay violations. This mandates new, specific testing approaches for clock faults, to avoid them to compromise the system correct operation in the field, with dramatic effects on product quality and defect level. We then introduce a new scheme that can be employed to detect the clock faults causing duty-cycle variations. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |
|