| CEXTOR——一个适合MOS集成电路工艺的电路提取程序 |
| |
| 引用本文： | 朱华,唐璞山,章开和,凌燮亭.CEXTOR——一个适合MOS集成电路工艺的电路提取程序[J].半导体学报,1989,10(1):39-46. |
| |
| 作者姓名： | 朱华 唐璞山 章开和 凌燮亭 |
| |
| 作者单位： | 复旦大学电子工程系 上海
(朱华，唐璞山，章开和)，复旦大学电子工程系 上海(凌燮亭) |
| |
| 摘 要： | 本文描述了一个用于MOS集成电路工艺的电路提取程序CEXTOR.CEXTOR将集成电路的版图自动地转换为适合作精确电路模拟的电路描述.该程序能进行内部连接电阻,内部节点电容和晶体管尺寸的计算.本文提出的由矩形局部替代任意多边形的技术和连接与电阻同时提取的方法都改善了电路提取的速度.目前,CEXTOR已由FORTRAN-77编制程序,并在PCS,QU-68000计算机上实现.
|
| 关 键 词： | 集成电路版图分析 电路提取 器件识别 拓扑掩模检查 |
CEXTOR: A Circuit Extractor for MOS IC Technology |
| |
| Song Hua/.CEXTOR: A Circuit Extractor for MOS IC Technology[J].Chinese Journal of Semiconductors,1989,10(1):39-46. |
| |
| Authors: | Song Hua/ |
| |
| Affiliation: | Song Hua/Department of Electronics Engineering,Fudan University.ShanghaiTang Pushang/Department of Electronics Engineering,Fudan University.ShanghaiZhang Keih/Department of Electronics Engineering,Fudan University.ShanghaiLing Xieting/Department of Electronics Engineering,Fudan University.Shanghai |
| |
| Abstract: | This paper desoribes CEXTOR,a circuit extraction program for MOS IC technologythat automatically transforms an IC layout into a circuit representation suitable for accuratecircuit simulation The program is capable of computations of interconnection resistance.inter-nodal capacitance and transistor sizes.The technique of arbitrary polygon to be substi-tuted locally with rectangles and the method of interconnection and resistance to be extractedsimultancously are also presented.They all improve the speed of circuit extraction.Now.CEXTOR has been implemented in FORTRAN-77 on PCS, QU-68000 computer. |
| |
| Keywords: | IC layout analysis Circuit extraction Devices recognition Topologicat mask checking |
| 本文献已被 CNKI 等数据库收录！ |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
