Latency hiding on COMA multiprocessors |
| |
Authors: | Tarek S Abdelrahman |
| |
Affiliation: | (1) Department of Electrical and Computer Engineering, The University of Toronto, M5S 3G4 Toronto, Ontario, Canada |
| |
Abstract: | Cache-only memory access (COMA) multiprocessors support scalable coherent shared memory with a uniform memory access programming model. The local portion of shared memory associated with a processor is organized as a cache. This cache-based organization of memory results in long remote memory access latencies. Latency-hiding mechanisms can reduce effective remote memory access latency by making data present in a processor's local memory by the time the data are needed. In this paper we study the effectiveness of latency-hiding mechanisms on the KSR2 multiprocessor in improving the performance of three programs. The communication patterns of each program are analyzed and the mechanisms for latency hiding are applied. Results from a 52-processor system indicate that these mechanisms hide a significant portion of the latency of remote memory accesses. The results also quantify benefits in overall application performance.An earlier version of this paper was presented at the 1995 International Conference on Parallel Processing Techniques and Applications. |
| |
Keywords: | Cache-only memory access (COMA) multiprocessors latency hiding prefetching broadcasting memory system performance performance evaluation |
本文献已被 SpringerLink 等数据库收录! |