| 性能改进的16位超前进位加法器 |
| |
| 引用本文： | 李嘉,蒋林.性能改进的16位超前进位加法器[J].现代电子技术,2007,30(22):172-174. |
| |
| 作者姓名： | 李嘉 蒋林 |
| |
| 作者单位： | 西安邮电学院,陕西,西安,710061 |
| |
| 摘 要： | 加法运算是最重要最基本的运算,所有的其他基本算术运算,减、乘、除、模乘运算最终都能归结为加法运算。在不同的场合使用的加法器对其要求也不同,有的要求速度更快,有的要求面积更小。基于速度更快的要求,对3种常用加法器从结构与性能上进行比较,给出了综合面积与速度的比较。进而对超前进位加法器进行了进一步改进,加入了流水线结构设计,大大提高了其速度性能。
|
| 关 键 词： | 串行进位加法器 超前进位加法器 流水线 逻辑综合 |
| 文章编号： | 1004-373X（2007）22-172-03 |
| 收稿时间： | 2007-04-23 |
| 修稿时间： | 2007年4月23日 |
A 16 -bit CLA with Improved Performance |
| |
| LI Jia,JIANG Lin.A 16 -bit CLA with Improved Performance[J].Modern Electronic Technique,2007,30(22):172-174. |
| |
| Authors: | LI Jia JIANG Lin |
| |
| Abstract: | The addition operation is the most important fundamental operation,all other operations including subtraction multiplication division and modular multiplication can be implemented by addition operation.Adders using at various cases are different since the requirement are different.Some ask for faster,others ask for smaller.Three common used adders are compared in the structural and performance,based on the requirement of faster.Then some ameliorations on the CLA are made by adding pipline structure to improve its performance for working faster. |
| |
| Keywords: | ripple adder carry look-ahead adder pipeline logic synthesis |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
