| 一种用于TDMoIP映射器的设计与实现 |
| |
| 引用本文： | 黄海生. 一种用于TDMoIP映射器的设计与实现[J]. 通信技术, 2009, 42(8): 21-23 |
| |
| 作者姓名： | 黄海生 |
| |
| 作者单位： | 西安邮电学院计算机科学与技术系,陕西,西安,710121 |
| |
| 摘 要： | 文章讨论了TDMoIP的实现方法；由于采用码速调整和全数字锁相环平滑技术使得2．048Mb／s的输出信号，动态范围宽，电路的性能指标完全可以满足ITU-T的有关标准，同时，电路的规模小、功耗低，可靠性高，易于实现。
|
| 关 键 词： | 时分复用 网络之间互连的协议 超大规模集成电路 现场可变程门阵列 |
Design and Implementation of Mapper for TDMoIP |
| |
| HUANG Hai-sheng. Design and Implementation of Mapper for TDMoIP[J]. Communications Technology, 2009, 42(8): 21-23 |
| |
| Authors: | HUANG Hai-sheng |
| |
| Affiliation: | HUANG Hai-sheng (Computer Department, Xi＇ an Institute of Posts and Teleeontmunications, Xi＇ an Shaanxi 710121, China) |
| |
| Abstract: | In this paper, a method for u the 2.048Mb/s signal could meet the ITU-T justification is used. The circuit is simple in VLSI design sing IP net to transmit TDM signal recommendation, because the all is proposed. The performance of digital Phase-Locked Loop and in structure, small size low in power consumption and applicable |
| |
| Keywords: | TDM IP VLSI FPGA |
| 本文献已被 维普 万方数据 等数据库收录！ |
