| 一种反馈DAC优化技术 |
| |
| 引用本文： | 来逢昌,胡强,王永生.一种反馈DAC优化技术[J].微处理机,2010,31(2):19-22. |
| |
| 作者姓名： | 来逢昌 胡强 王永生 |
| |
| 作者单位： | 哈尔滨工业大学微电子中心,哈尔滨,150001 |
| |
| 摘 要： | 介绍了一种采用模拟电流自校正与数字加权平均(DWA)双重优化方法的电流舵DAC,在此基础上,根据文献设计了用于无线通讯的Sigma-Delta调制器,该调制器采用单环三阶结构,量化器采用4位9级量化器.在64MHz时钟频率,3.3V电源电压驱动下,Spectr仿真显示,采用该优化电流舵DAC的调制器达到79.6dB的信噪比和2MHz的信号带宽.与传统的单纯采用DWA和模拟校正技术的调制器进行比较,此调制器的信噪比比采用DWA技术提高68dB,比采用模拟校正技术提高16.3dB,同时比文献中的调制器提高7.6dB.从而说明,采用DWA和模拟校正混合优化技术改善反馈DAC的性能可进一步提高系统性能.
|
| 关 键 词： | 关键词:数字加权平均 模拟校正 反馈 DAC 优化 Sigma-Delta 调制器 |
An Optimal Technique for Feedback DAC |
| |
| LAI Feng-chang,HU Qiang,WANG Yong-sheng.An Optimal Technique for Feedback DAC[J].Microprocessors,2010,31(2):19-22. |
| |
| Authors: | LAI Feng-chang HU Qiang WANG Yong-sheng |
| |
| Affiliation: | LAI Feng-chang,HU Qiang,WANG Yong-sheng(Micro Electronic Center,Harbin Institute of Technology,Harbin 150001,China) |
| |
| Abstract: | The theory of continuous time sigma-delta modulator is discussed.The continuous time sigma-delta modulator for wireless communication is presented.Analyzing the factor of affect performance of modulator,the technique of mixing DWA and analog error cancellation was adopted in feedback DAC in modulator.With the clock frequency of 64MHz,simulated under 3.3V supply voltage driven,the modulator achieves 76.6dB SNR and 2MHz bandwidth(16 over-sampling ratio).The result show that this modulator's SNR improved 6.8dB... |
| |
| Keywords: | Digital Weight Average Analog error cancellation Optimal in feedback DAC Sigma-delta Modulator |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
