Moving from Weakly Endochronous Systems to Delay-Insensitive Circuits |
| |
Authors: | S Dasgupta D Potop-Butucaru B Caillaud A Yakovlev |
| |
Affiliation: | aSchool of EECE, University of Newcastle upon Tyne, UK;bVerimag, Grenoble, France;cIRISA, Rennes, France |
| |
Abstract: | We consider the problem of synthesizing the asynchronous wrappers and glue logic needed for the correct GALS implementation of a modular synchronous system. Our approach is based on the weakly endochronous synchronous model, which defines high-level, implementation-independent conditions guaranteeing correct desynchronization at the level of the abstract synchronous model. We can therefore factor the synthesis problem into (1) a high-level, implementation-independent phase insuring the weak endochrony of each synchronous module and (2) the actual wrapper synthesis phase, highly simplified by the high-level assumptions, yet flexible enough to produce various, efficient implementations.We focus here on the synthesis of delay-insensitive asynchronous wrappers from weakly endochronous synchronous modules, and show how this can be done for a simple DLX processor model. |
| |
Keywords: | GALS delay-insensitivity Petri net |
本文献已被 ScienceDirect 等数据库收录! |
|