Design and application of pipelined dynamic CMOS ternary logic andsimple ternary differential logic |
| |
Authors: | Wu C.-Y. Huang H.-Y. |
| |
Affiliation: | Dept. of Electron. Eng., Nat. Chiao Tung Univ., Hsinchu; |
| |
Abstract: | Dynamic CMOS ternary logic circuits that can be used to form a pipelined system with nonoverlapped two-phase clocks are proposed and investigated. The proposed dynamic ternary gates do not dissipate DC power and have full voltage swings. A circuit structure called the simple ternary differential logic (STDL) is also proposed and analyzed, and an optimal procedure is developed. An experimental chip has been fabricated in a 1.2-μm CMOS process and tested. A binary pipelined multiplier has been designed, using the proposed dynamic ternary logic circuits in the interior of the multiplier for coding of radix-2 redundant positive-digit number. The structure has the advantages of higher operating frequency, less latency, and lower device count as compared with the conventional binary parallel pipelined multiplier. The advantages of the circuits over other dynamic ternary logic circuits are shown |
| |
Keywords: | |
|
|