A 0.5-GHz to 2.5-GHz PLL With Fully Differential Supply Regulated Tuning |
| |
Authors: | Brownlee M Hanumolu P K Mayaram K Moon U |
| |
Affiliation: | Sch. of Electr. Eng. & Comput. Sci., Oregon State Univ., Corvallis, OR; |
| |
Abstract: | This paper describes a wide-range clock generation phase-locked loop (PLL) incorporating several features that make it suitable for integration in highly scaled processes. A fully differential supply regulated tuning scheme is used to combat power supply noise. The charge pump uses a resistor rather than an active current source to define the pumping current in order to reduce the charge pump flicker noise. Fabricated in a 0.18-mum CMOS process, the PLL occupies 0.15 mm2 die area and achieves a frequency range of 0.5 to 2.5 GHz. When operating at 2.4 GHz, the power consumption is 14 mA from a 1.8-V supply while the jitter is 2.36 ps rms |
| |
Keywords: | |
|
|