首页 | 本学科首页   官方微博 | 高级检索  
     

基于SPARC V8的星载嵌入式软件全数字仿真平台设计与实现
引用本文:张涛,李瑞军,范延芳.基于SPARC V8的星载嵌入式软件全数字仿真平台设计与实现[J].计算机测量与控制,2020,28(1):11-15.
作者姓名:张涛  李瑞军  范延芳
作者单位:北京空间飞行器总体设计部,北京,100094
摘    要:为了提高星载嵌入式软件的可靠性和安全性,解决硬件测试环境构建困难、成本昂贵以及运行状态难以监控的局限性,提出了一种基于SPARC V8的星载嵌入式软件全数字仿真平台设计和实现方法。介绍了全数字仿真平台实现的关键技术,包括CPU指令集仿真、寄存器仿真、存储器仿真、中断控制器仿真、串口仿真、定时器仿真、虚拟外设模型仿真以及设备管理器和平台时序设计。全数字仿真平台与基于硬件的测试平台相比具有可重用性强、可快速搭建、成本低廉、高可控性、调试和测试手段丰富、支持故障注入等优点。该全数字仿真平台已在星载嵌入式软件型号研制中得到了应用,基于此平台可快速搭建虚拟目标机和虚拟外设环境,进行星载嵌入式软件运行仿真、调试验证等工作。

关 键 词:SPARC  V8  嵌入式软件  全数字仿真
收稿时间:2019/6/27 0:00:00
修稿时间:2019/6/27 0:00:00

Design and Implementation of a full-digital simulation platform foron-board embedded software based on SPARC V8 architecture
Abstract:In order to improve the reliability and security of on-board embedded software, and to solve the limitations of hard to build, expensive and difficult to monitor the running state of the hardware test environment, this paper presents the design and implementation of a full-digital simulation platform for on-board embedded software based on SPARC V8 architecture. The key technologies of the digital simulation platform are introduced, including CPU instruction simulation, register simulation, interrupt controller simulation, serial port simulation, timer simulation, virtual peripheral model simulation and design of device manage and platform timing. Compared with the hardware-based test platform, the full-digital simulation platform has the advantages of strong reusability, fast construction, low cast, high controllability, abundant debugging and testing means, support fault injection, etc. It has been used in the development of embedded software on satellite. Based on this platform, the virtual environment can be built quickly, and the embedded software can be simulated and tested.
Keywords:SPARC V8  embedded software  full-digital simulation
本文献已被 万方数据 等数据库收录!
点击此处可从《计算机测量与控制》浏览原始摘要信息
点击此处可从《计算机测量与控制》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号