| 虚拟逻辑分析仪的设计与实现 |
| |
| 引用本文： | 刘春梅,曹文.虚拟逻辑分析仪的设计与实现[J].电子测试,2010(7):36-40. |
| |
| 作者姓名： | 刘春梅 曹文 |
| |
| 作者单位： | 西南科技大学信息工程学院,四川,绵阳,621010 |
| |
| 基金项目： | 西南科技大学青年创新基金 |
| |
| 摘 要： | 本文介绍了一种虚拟逻辑分析仪的工作原理及其软硬件设计,详细讨论了在LabVIEW软件平台下组建和设计虚拟逻辑分析仪的方法。该逻辑分析仪可完成数字信号的采集、存储、分析、打印等诸多功能,其数据处理能力和传输速率比传统台式逻辑分析仪有了较大提高,并可随时通过修改软件或者更换数据采集卡实现产品的升级。
|
| 关 键 词： | 虚拟仪器 逻辑分析仪 数据采集 LabVIEW |
Design and realization of virtual logic analyzer |
| |
| Liu Chunmei,Cao Wen.Design and realization of virtual logic analyzer[J].Electronic Test,2010(7):36-40. |
| |
| Authors: | Liu Chunmei Cao Wen |
| |
| Affiliation: | (School of Information Engineering, Southwest University of Science ＆ Technology, Mianyang 621010, China) |
| |
| Abstract: | the basic principle and the design method of a virtual logic analyzer is introduced, The measure of setup and design of virtual logic analyzer based on LabVIEW is discussed in detail.The logic analyzer can finish Acquisition,storage, analysis,print of digital signal etc, data-handling capacity and transmission speed have been improved greatly ,and the product can be realized upgrade by recomposing soft or replacing data acquisition card anytime. |
| |
| Keywords: | LabVIEW |
| 本文献已被 维普 万方数据 等数据库收录！ |
|
