Connection of VLSI chips to printed circuit board using stacked solder bumps |
| |
| Authors: | Sasaki S Kishimoto T Matsui N |
| |
| Affiliation: | NTT, Electrical Communications Laboratories, Musashino, Japan; |
| |
| Abstract: | A new type of flip-chip interconnection technology usingstacked solder bumps is proposed, where the diameter of theupper solder bump is less than that of the lower ones. This isto reduce the capacitance between the stacked solder bumps and the ground plane and to prolong the lifetime ofthe solder joints. |
| |
| Keywords: | |
|
|
