| 一种基于合并单元开关量采集的设计与实现 |
| |
| 引用本文： | 朱建斌,宋一丁,赵应兵.一种基于合并单元开关量采集的设计与实现[J].工业控制计算机,2014(3):98-99. |
| |
| 作者姓名： | 朱建斌 宋一丁 赵应兵 |
| |
| 作者单位： | 许继电气股份有限公司,河南许昌461000 |
| |
| 摘 要： | 针对智能变电站中合并单元的集约化设计的需求,在4U半宽的模拟量输入的合并单元开发中,开关量信号的采集及数据处理用一个插件实现。该插件采用光隔等元器件组成的硬件采集回路将采集DC220和DC110直流信号转换成TTL电平,通过FPGA将开关量信号进行组帧处理,按照串口通讯协议以差分信号的方式上送给CPU,CPU解析串口报文,做相关功能的处理。给出了硬件设计和软件设计,详细介绍了软件通讯协议,并给出了串口数据波形。
|
| 关 键 词： | 智能变电站 合并单元 FPGA 开关量 |
Design and Implementation of Switch Quantity Acquisition Based on Merging Unit |
| |
| Abstract: | Aiming at requirements of merging unit in smart substation intensive design,the development of the analog input merg- ing unit in 4U half width,a piece of hardware realize on-off signal acquisition and data processing.Using the light coupling to make up circuit for sampling can transform DC220V and DC110V into TTL level,through the FPGA will be framing on-off signal processing,according to the serial port communication protocol in the form of differential signal to CPU,CPU parse serial packet,deal with related functions.Hardware design and software design are given in this paper,and introduces the software communication protocol,and serial data waveform is presented. |
| |
| Keywords: | intelligent substation merging unit FPGA switch quantity |
| 本文献已被 CNKI 维普 等数据库收录！ |
|
