| 并行处理与嵌入式RISC体系结构 |
| |
| 引用本文： | 沈绪榜. 并行处理与嵌入式RISC体系结构[J]. 小型微型计算机系统, 1992, 13(3): 1-5,16 |
| |
| 作者姓名： | 沈绪榜 |
| |
| 作者单位： | 陕西微电子学研究所 临潼 |
| |
| 摘 要： |
|
| 关 键 词： | 嵌入式 RISC 体系结构 并行处理 |
PARALLEL PROCESSING AND EMBEDDED RISC ARCHITECTURE |
| |
| Shen Xubang. PARALLEL PROCESSING AND EMBEDDED RISC ARCHITECTURE[J]. Mini-micro Systems, 1992, 13(3): 1-5,16 |
| |
| Authors: | Shen Xubang |
| |
| Abstract: | The design problem of an embedded RISC architecture in parallel processing of algorithm level, instruction level and process level is discussed in this paper. |
| |
| Keywords: | Parallel processing algorithm process embedded |
| 本文献已被 CNKI 维普 等数据库收录！ |
|
