| 一种基于分时复用的PCI AD总线再复用模型 |
| |
| 引用本文： | 周干民,胡永华,高明伦,尹勇生. 一种基于分时复用的PCI AD总线再复用模型[J]. 固体电子学研究与进展, 2006, 26(2): 251-254 |
| |
| 作者姓名： | 周干民 胡永华 高明伦 尹勇生 |
| |
| 作者单位： | 合肥工业大学微电子设计研究所,合肥,230009;合肥工业大学微电子设计研究所,合肥,230009;合肥工业大学微电子设计研究所,合肥,230009;合肥工业大学微电子设计研究所,合肥,230009 |
| |
| 摘 要： | 在研究PC I AD双向总线及PC I总线读操作时序特性的基础上,提出了基于分时复用技术实现PC I AD总线再复用的模型。挂接在PC I用户端的存储器可以复用PC I AD总线完成主设备对其进行的读写操作。实际流片结果表明该模型切实可行。PC I AD总线再复用模型不仅可以保证功能正确,而且节约了32根管脚资源,进而缩小了芯片面积,降低了设计成本。
|
| 关 键 词： | PCI AD总线 换向 分时复用 模型 |
| 文章编号： | 1000-3819(2006)02-251-04 |
| 收稿时间： | 2004-06-17 |
| 修稿时间： | 2004-07-28 |
A Model of Reusing PCI AD Bus Based on Time Sharing Reuse Technology |
| |
| ZHOU Ganmin,HU Yonghua,GAO Minglun,YIN Yongsheng. A Model of Reusing PCI AD Bus Based on Time Sharing Reuse Technology[J]. Research & Progress of Solid State Electronics, 2006, 26(2): 251-254 |
| |
| Authors: | ZHOU Ganmin HU Yonghua GAO Minglun YIN Yongsheng |
| |
| Affiliation: | Institute of VLSI Design, Hefei University of Technology, Hefei, 230009, CHN |
| |
| Abstract: | This paper proposes a model of reusing PCI AD bus based on the study of the PCI AD bi-direction bus and its read operation timing using the time-sharing reuse technology. The peripheral memory as a PCI slave device can exchange data with the master device based on the model proposed. The silicon chip shows the model is working. While working normal, the model can decrease 32 pins that decrease the area of the chip, and decrease the design cost. |
| |
| Keywords: | PCI AD bus turn around time sharing reuse model |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
|
