基于Vivado HLS 的FFT IP核设计与实现 |
| |
引用本文: | 付芳琪. 基于Vivado HLS 的FFT IP核设计与实现[J]. 电子器件, 2016, 39(2) |
| |
作者姓名: | 付芳琪 |
| |
作者单位: | 陕西科技大学 |
| |
摘 要: | 研究基于Xilinx高层次综合工具HLS设计FFT IP核的新方法,并在Zynq平台上搭建音频频谱显示系统用于对设计的FFT IP核进行测试。首先用Matlab生成1024点FFT算法所需要的旋转因子,然后用C语言编写FFT算法程序后经HLS综合成IP核并进行了两次优化,与优化前相比延迟时间节省了19%到40%,LUT资源节省18.5%。测试结果表明,所设计的FFT IP能够成功地实现音频信号的频谱分析。
|
关 键 词: | 关键词:高层次综合;FFT ;IP核;设计;频谱;测试 |
Design and Implementation of FFT IP Core based on Vivado HLS |
| |
Abstract: | Abstract: A new method of designing FFT IP core based on Xilinx high-level synthesis tool HLS is studied, and a audio spectral display test system is built for testing the FFT IP core. First twiddle factors of 1024-point FFT algorithm are generated with Matlab. Then FFT algorithm program written in C language is integrated into the IP core and is optimized twice. Compared with the previous optimization delay time has saved 19% to 40%, LUT resources have saved 18.5%. The test result shows that FFT IP core successfully implements spectral analysis of the audio signal. |
| |
Keywords: | |
|
| 点击此处可从《电子器件》浏览原始摘要信息 |
|
点击此处可从《电子器件》下载免费的PDF全文 |