Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding |
| |
Authors: | Tie-Bin Wu Heng-Zhu Liu Peng-Xia Liu |
| |
Affiliation: | 1. School of Computer Science, National University of Defense Technology, Changsha, China
|
| |
Abstract: | Growing test data volume and excessive test application time are two serious concerns in scan-based testing for SoCs. This paper presents an efficient test-independent compression technique based on block merging and eight coding (BM-8C) to reduce the test data volume and test application time. Test compression is achieved by encoding the merged blocks after merging consecutive compatible blocks with exact eight codewords. The proposed scheme compresses the pre-computed test data without requiring any structural information of the circuit under test. Therefore, it is applicable for IP cores in SoCs. Experimental results demonstrate that the BM-8C technique can achieve an average compression ratio up to 68.14 % with significant low test application time. |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |