首页 | 本学科首页   官方微博 | 高级检索  
     

数据传输链路的数字量通信模块设计
引用本文:张岩,文丰,贾兴中. 数据传输链路的数字量通信模块设计[J]. 单片机与嵌入式系统应用, 2022, 22(3): 78-82,87
作者姓名:张岩  文丰  贾兴中
作者单位:中北大学电子测试技术重点实验室,太原030051
摘    要:针对某航天器上数据采编设备在随弹发射前需要对其各个功能进行模拟验证的状况,本文设计了一种以FPGA为控制核心、RS-422和LVDS接口为数据传输链路的数字量通信模块.3路RS-422用于模拟数字量传感器的输出,一路RS-422用于模拟状态.4路异步RS-422均采用UART标准通信协议,数据接收端采用多数判决原则以保...

关 键 词:LVDS  RS-422  多数判决  零误码率

Design of Digital Communication Module of Data Transmission Link
Zhang Yan,Wen Feng,Jia Xingzhong. Design of Digital Communication Module of Data Transmission Link[J]. Microcontrollers & Embedded Systems, 2022, 22(3): 78-82,87
Authors:Zhang Yan  Wen Feng  Jia Xingzhong
Affiliation:(State Key Laboratory of Testing Technology,North University of China,Taiyuan 030051,China)
Abstract:Aiming at the need to simulate and verify various functions of the data acquisition and editing equipment on a spacecraft before launching with the missile,a digital communication module with FPGA as the control core and RS 422 and LVDS interfaces as the data transmission link is designed.Three channels of RS 422 are used to simulate the output of digital sensors,and one channel of RS 422 is used to simulate status.UART standard communication protocol is adopted in the four asynchronous RS 422 channels.The data receiver adopts the majority decision principle to ensure the accuracy of data transmission.The asynchronous RS 422 transmission rate is 115.2 kbps.Synchronous RS 422 adopts HDLC protocol,which is used as a backup link for data read-back of the data acquisition and editor.The LVDS transmission link uses the cable driver CLC001 and the equalizer CLC014 to achieve zero error transmission of LVDS data through a 120 m twisted pair cable at a rate of 240 Mbps.
Keywords:LVDS  RS 422  majority decision  zero bit error rate
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号