The architectures and design of a 20-MHz real-time DSP chip set |
| |
Authors: | Ruetz P.A. |
| |
Affiliation: | LSI Logic Corp., Menlo Park, CA; |
| |
Abstract: | A set of four real-time 20-MHz digital signal processor (DSP) chips has been designed, fabricated, and tested. The chips include a 64-tap programmable FIR (finite impulse response) filter, a 1024-tap binary filter and template matcher, a 64-tap rank-value filter, and an eight-line 512-pixel video line delay. The circuits were implemented in a 1.5-μm CMOS process and are fully functional with a 20-MHz clock rate. The processors have reconfigurable windows to allow processing on both one-dimensional and two-dimensional data. The FIR filters can be used in multiprocessor systems to increase the window size and the data precision |
| |
Keywords: | |
|
|