| 数字下变频的FPGA实现 |
| |
| 引用本文： | 都佰胜.数字下变频的FPGA实现[J].国外电子元器件,2009,17(3):43-44,48. |
| |
| 作者姓名： | 都佰胜 |
| |
| 作者单位： | 西安电子科技大学电子工程学院; |
| |
| 摘 要： | 介绍在FPGA器件上如何实现单通道数字下变频（DDC）系统。利用编写VHDL程序和调用部分IP核相结合的方法研究了数字下变频的FPGA实现方法，并且完成了其主要模块的仿真和调试，并进行初步系统级验证。
|
| 关 键 词： | 数字下变频(DDC) IP核 直接数字频率合成器(DDS) FPGA |
Realization of digital down conversion by FPGA |
| |
| DU Bai-sheng.Realization of digital down conversion by FPGA[J].International Electronic Elements,2009,17(3):43-44,48. |
| |
| Authors: | DU Bai-sheng |
| |
| Affiliation: | DU Bai-sheng (School of Electronic Engineering, Xidian University, Xi＇an 710071, China) |
| |
| Abstract: | This paper introduces the way of realizing a single channel DDC(digital down conversion) with FPGA.The re-search of using FPGA to implement DDC has been done by using the VHDL programming and part of IP core.The simula-tion and debugging of each module is also finished.Finally,the preliminary system simulation and verification is completed. |
| |
| Keywords: | digital down lonvwrsion（DDC） IP core direct digiatl synthesizer（DDS） FPGA |
| 本文献已被 CNKI 维普 等数据库收录！ |
