| LTE上行DFT/IDFT的一种设计实现 |
| |
| 引用本文： | 刘少雄,林平分. LTE上行DFT/IDFT的一种设计实现[J]. 微型机与应用, 2011, 30(12): 64-67 |
| |
| 作者姓名： | 刘少雄 林平分 |
| |
| 作者单位： | 北京工业大学北京市嵌入式系统重点实验室,北京,100122 |
| |
| 摘 要： | 根据3GPP协议规定,提出一种适于FPGA实现的解决方案。采用分而治之和WFTA的算式分解,最大限度地减少DFT的运算量;采用块浮点动态截取多余位宽,减少系统面积;运用4个双端口RAM读写,使系统能运行在流水线结构;采用对称结构存储每一级的旋转因子,最大化共享因子。
|
| 关 键 词： | LTE SC_FDMA DFT WFTA FPGA 流水线 |
An implement of the LTE UL DFT/IDFT |
| |
| Liu Shaoxiong,Lin Pingfen. An implement of the LTE UL DFT/IDFT[J]. Microcomputer & its Applications, 2011, 30(12): 64-67 |
| |
| Authors: | Liu Shaoxiong Lin Pingfen |
| |
| Affiliation: | Liu Shaoxiong,Lin Pingfen(Beijing University of Technology Beijing Embedded System Key La Beijing 100122,China) |
| |
| Abstract: | The aim of the paper is to give an FPGA implementation for the DFT.Use divide and conquer and WFTA to decomposition the formula,maximum reduction computation of DFT.Use block floating point to dynamic interception bits wide,then reduce system size.Use 4 dual-port RAM to read and write,then the system can run in pipeline.Use Symmetrical structure stored the twiddle factor,maximize sharing factor. |
| |
| Keywords: | LTE SC_FDMA DFT WFTA FPGA pipeline |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
