| 基于网络处理的多核共享SDRAM控制器 |
| |
| 引用本文： | 武颖奇,李康,马佩军,关娜,史江义.基于网络处理的多核共享SDRAM控制器[J].计算机工程,2010,36(14):212-214. |
| |
| 作者姓名： | 武颖奇 李康 马佩军 关娜 史江义 |
| |
| 作者单位： | 西安电子科技大学微电子学院宽禁带半导体材料与器件重点实验室,西安,710071 |
| |
| 基金项目： | 国家自然科学基金，陕西省科技厅自然科学基础研究计划基金 |
| |
| 摘 要： | 设计一种基于网络处理的多核共享SDRAM控制器，提出分层优先级仲裁算法以提高多核访问共享内存的效率，针对IP包处理特点，给出一种基于指令控制的块数据传输机制来缩短IP包的读写延迟。在FPGA平台上进行验证，结果表明，当处理长度为64 Byte的IP包时，SDRAM控制器的读写效率能提高55%以上。
|
| 关 键 词： | 分层优先级仲裁 块数据传输 SDRAM控制器 |
Multi-core Sharing SDRAM Controller Based on Network Processing |
| |
| WU Ying-qi,LI Kang,MA Pei-jun,GUAN Na,SHI Jiang-yi.Multi-core Sharing SDRAM Controller Based on Network Processing[J].Computer Engineering,2010,36(14):212-214. |
| |
| Authors: | WU Ying-qi LI Kang MA Pei-jun GUAN Na SHI Jiang-yi |
| |
| Affiliation: | (Key Laboratory of Wide Band-Gap Semiconductor Materials and Devices,School of Microelectronics,Xidian University,Xi＇an 710071) |
| |
| Abstract: | This paper designs a multi-core sharing SDRAM controller based on network processing, presents a hierarchical priority arbitration algorithm to improve the efficiency of accessing shared memory for the multi-core. For the IP packet processing features, a block data transfer mechanism based on the instruction control is presented, which can shorten the latency of processing IP packet. Priority algorithm and block data transfer mechanism are verified on FPGA platform. Results indicate that processing the IP packet of 64 Byte, SDRAM controller can improve the reading and writing efficiency by 55% at least. |
| |
| Keywords: | hierarchical priority arbitration block data transfer SDRAM controller |
| 本文献已被 维普 万方数据 等数据库收录！ |
| 点击此处可从《计算机工程》浏览原始摘要信息 |
|
点击此处可从《计算机工程》下载全文 |
|
