| 基于IP Core的Viterbi高速译码器测试 |
| |
| 引用本文： | 管立新.基于IP Core的Viterbi高速译码器测试[J].电子质量,2006(9):21-23. |
| |
| 作者姓名： | 管立新 |
| |
| 作者单位： | 赣南师范学院物理与电子信息学院,赣州,341000 |
| |
| 摘 要： | 深入研究了基于Altera的Viterbi v4.3.0 IP核实现高速维特比译码器的测试方法,详细分析了译码器的Atlantic接口信号,给出了采用Paralle1结构Viterbi译码器的仿真结果.研究结果表明应用Viterbi v4.3.0能够设计出符合不同性能要求的高性能维特比译码器,采用面向数据包传输的Atlantic接口使Viterbi译码器具有很高的吞吐量.
|
| 关 键 词： | 知识产权核 维特比译码器 Atlantic接口 吞吐量 测试 |
| 文章编号： | 1003-0107（2006）09-0021-03 |
Test of High-speed Viterbi Decoder Based on IP Core |
| |
| Guan Li-Xin.Test of High-speed Viterbi Decoder Based on IP Core[J].Electronics Quality,2006(9):21-23. |
| |
| Authors: | Guan Li-Xin |
| |
| Abstract: | The paper researched the method to implement high-speed Viterbi decoder based on Vlterbi v4.3.0, analyses Atlantic Interface, presented experimentation simulation of parallel Viterbi decoder. Research result shows, high-performance Viterbi decoder can be designed using Viterbi v4.3.0 to meet different technical requirements, the Viterbi decoder using Atlantic interface for its data block input and output has high throughput. |
| |
| Keywords: | |
| 本文献已被 CNKI 维普 万方数据 等数据库收录！ |
