| 一种有效的内环AGC电路 |
| |
| 引用本文： | 吴小林,朱学勇,文光俊.一种有效的内环AGC电路[J].电视技术,2011,35(18):41-43. |
| |
| 作者姓名： | 吴小林 朱学勇 文光俊 |
| |
| 作者单位： | 电子科技大学通信与信息工程学院射频集成电路与系统研究中心,四川成都,611731 |
| |
| 基金项目： | 广东省省部产学研结合项目(2009A090100019) |
| |
| 摘 要： | 设计了一款应用于移动数字电视调谐器芯片中的数字式内环自动增益控制(Automatic Gain Control,AGC)电路。该控制电路采用的算法有效避免了死循环的问题,并且提高了AGC电路的响应时间。电路设计利用Verilog硬件描述语言进行描述,通过了功能仿真并在FPGA上进行了验证。最终采用TSMC 0.13μm CMOS工艺,完成了电路版图。芯片面积在126μm×106μm,平均功耗在3.876 mW左右。
|
| 关 键 词： | 内环AGC电路 数字式AGC 调谐器 |
Effective Inner Loop AGC Circuit |
| |
| WU Xiaolin,ZHU Xueyong,WEN Guangjun.Effective Inner Loop AGC Circuit[J].Tv Engineering,2011,35(18):41-43. |
| |
| Authors: | WU Xiaolin ZHU Xueyong WEN Guangjun |
| |
| Affiliation: | WU Xiaolin,ZHU Xueyong,WEN Guangjun(Centre for RFIC and System Technology,School of Communication and Information Engineering,University of Electronic Science and Technology,Chengdu 611731,China) |
| |
| Abstract: | In this paper,a digital-controlled inner loop Automatic Gain Control(AGC) circuit used in a mobile digital TV tuner chip is proposed.The algorithm of the control circuit can avoid the infinite loop problem,and improve the response time of AGC circuit.The circuit is described in hardware language of Verilog,and has been simulated and verified on the FPGA development board.The whole circuit is manufactured in TSMC 0.13 μm CMOS process.The core area of the layout is about 126 μm×106 μm,the average power consumption is about 3.876 mW with a supply voltage of 1.2 V. |
| |
| Keywords: | inner loop AGC circuit digital AGC circuit tuner chip |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
| 点击此处可从《电视技术》浏览原始摘要信息 |
|
点击此处可从《电视技术》下载全文 |
|
