首页 | 本学科首页   官方微博 | 高级检索  
     

基于多级协同混淆的硬件IP核安全防护设计
引用本文:张会红,李憬,吴秋丰,张跃军,汪鹏君.基于多级协同混淆的硬件IP核安全防护设计[J].电子与信息学报,2021,43(9):2458-2465.
作者姓名:张会红  李憬  吴秋丰  张跃军  汪鹏君
作者单位:1.宁波大学信息科学与工程学院 宁波 3152112.温州大学电气与电子工程学院 温州 325035
基金项目:国家自然科学基金(61874078, 61871244),浙江省省属高校基本科研业务费专项资金 (SJLY2020015),宁波市公益性计划 (202002N3134),宁波市自然科学基金 (202003N4107)
摘    要:传统硬件混淆从物理级、逻辑级、行为级等进行单层次混淆,没有发挥多级协同优势,存在安全隐患。该文通过对物理版图、电路逻辑和状态跳变行为的关系研究,提出多级协同混淆的硬件IP核防护方法。该方案首先在自下而上协同混淆中,采用虚拟孔设计版图级伪装门的方式进行物理-逻辑级混淆,采用过孔型物理不可克隆函数(PUF)控制状态跳变的方式实现物理-行为级混淆;然后,在自上而下协同混淆中,利用密钥控制密钥门进行行为-逻辑级混淆,利用并行-支路混淆线的方法完成行为-物理级混淆;最后提出混淆电路在网表的替换机制,设计物理-逻辑-行为的3级协同混淆,实现多级协同混淆的IP核安全防护。ISCAS-89基准电路测试结果表明,在TSMC 65 nm工艺下,多级协同混淆IP核在较大规模测试电路中的面积开销占比平均为11.7%,功耗开销占比平均为5.1%,正确密钥和错误密钥下的寄存器翻转差异低于10%,所提混淆方案可有效抵御暴力攻击、逆向工程、SAT等攻击。

关 键 词:硬件安全    IP核防护    硬件混淆    多级协同
收稿时间:2021-06-28

Design of Hardware IP Core Security Protection Based on Multi-Level Co-obfuscation
Huihong ZHANG,Jing LI,Qiufeng WU,Yuejun ZHANG,Pengjun WANG.Design of Hardware IP Core Security Protection Based on Multi-Level Co-obfuscation[J].Journal of Electronics & Information Technology,2021,43(9):2458-2465.
Authors:Huihong ZHANG  Jing LI  Qiufeng WU  Yuejun ZHANG  Pengjun WANG
Affiliation:1.Faculty of Electrical Engineering and Computer Science, Ningbo University, Ningbo 315211, China2.College of Electrical and Electronic Engineering, Wenzhou University, Wenzhou 325035, China
Abstract:Most of the reported hardware obfuscations are single-level ones focusing on physical level, logical level or behavior level, in which the lack of synergy among different levels commonly results in limited security performance. Based on study of the relationships among circuit layout, logic and states transition, a multi-level co-obfuscation scheme is proposed to protect hardware IP cores. In bottom-up collaborative confusion design, dummy vias are introduced into camouflage gates layout to perform physical-logic obfuscation, and via-PUF (Physical Unclonable Fuction) are utilized in state transition control to realize physical-behavior obfuscation. Then, in top-down collaborative obfuscation design, logic locks are used to perform behavior-logic obfuscation, and parallel-branch obfuscation wire technique is designed to complete the behavior-physical confusion. Finally, a substitution algorithm of the obfuscation gates into the circuit’s netlist is proposed, and the three-level cooperative obfuscation is realized to achieve IP core security protection. ISCAS-89 Benchmarks and a typical cryptogram algorithm are used to verify the correctness and efficiency of the proposed IP core protection scheme. The test results show that under TSMC 65nm process, the average area cost percentage of the proposed co-obfuscation in large-scale circuits is 11.7%, the average power consumption accounts for 5.1%, The difference of register toggle between correct and wrong keys is less than 10%, and the proposed scheme can effectively resist violence attack, reverse engineering, boolean SATisfiability (SAT) attack.
Keywords:
点击此处可从《电子与信息学报》浏览原始摘要信息
点击此处可从《电子与信息学报》下载全文
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号