单光子探测盖革雪崩焦平面用低抖动多相位时钟电路设计

针对单光子探测盖革雪崩焦平面读出电路应用，基于全局共享延迟锁相环和2维H型时钟树网络，该文设计一款低抖动多相位时钟电路。延迟锁相环采用8相位压控延迟链、双边沿触发型鉴相器和启动-复位模块，引入差分电荷泵结构，减小充放电流失配，降低时钟抖动。采用H时钟树结构，减小大规模电路芯片传输路径不对称引起的相位差异，确保多路分相时钟等延迟到达像素单元。采用0.18 μm CMOS工艺流片，测试结果表明，延迟锁相环锁定频率范围150～400 MHz。锁定范围内，相位噪声低于–127 dBc/Hz@1 MHz，时钟RMS抖动低于2.5 ps，静态相位误差低于65 ps。

Design of Low-jitter,Multi-phase Clock Generation Circuit for Geiger-mode Avalanche Focal Plane Array Applications

A low-jitter multi-phase clock generation circuit is designed based on a global shared Delay Locked Loop (DLL) and a two-dimensional H-shaped clock tree network for Geiger-mode avalanche focal plane array applications. The DLL adopts an eight-phase voltage-controlled delay chain, a double-edge trigger phase detector and a start reset module. A differential charge pump structure is introduced to reduce the current mismatch between charging and discharging and lower the clock timing jitter. H clock tree structure is involved to diminish the phase variation induced by the asymmetry of the transmission route for large scale integrated circuit, ensuring an equal delay of the multi-channel split-phase clock signal to the pixel unit. The locking frequency range of 150～400 MHz, phase noises below -127 dBc/Hz at 1 MHz offset, RMS timing jitter of below 2.5 ps and static phase error below 65 ps are achieved based on a 0.18 μm digital-analog hybrid CMOS technology.