Exponential lower bounds for depth three Boolean circuits |
| |
Authors: | R. Paturi M. E. Saks F. Zane |
| |
Affiliation: | (1) Department of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093, USA, e-mail: paturi@cs.ucsd.edu , US;(2) Department of Mathematics, Rutgers University, New Brunswick, NJ 08903, USA, e-mail: saks@math.rutgers.edu, US;(3) Department of Computer Science and Engineering, University of California, San Diego, La Jolla, CA 92093, USA, e-mail: francis@cs.ucsd.edu , US |
| |
Abstract: | We consider the class of unbounded fan-in depth three Boolean circuits, for which the bottom fan-in is limited by k and the top gate is an OR. It is known that the smallest such circuit computing the parity function has gates (for k = O(n 1/2)) for some , and this was the best lower bound known for explicit (P-time computable) functions. In this paper, for k = 2, we exhibit functions in uniform NC 1 that require size depth 3 circuits. The main tool is a theorem that shows that any circuit on n variables that accepts a inputs and has size s must be constant on a projection (subset defined by equations of the form x i = 0, x i = 1, x i = x j or x i = ) of dimension at least log(a/s)log n. Received: April 1, 1997. |
| |
Keywords: | . Circuit complexity nonlinear lower bounds constant depth circuits. |
本文献已被 SpringerLink 等数据库收录! |
|