| 基于90nm CMOS工艺的一种10位低功耗SAR A/D转换器 |
| |
| 引用本文： | 佟星元,杨银堂,朱樟明,肖艳,陈剑鸣. 基于90nm CMOS工艺的一种10位低功耗SAR A/D转换器[J]. 半导体学报, 2009, 30(10): 105008-8 |
| |
| 作者姓名： | 佟星元 杨银堂 朱樟明 肖艳 陈剑鸣 |
| |
| 作者单位： | Institute of Microelectronics, Xidian University, Xi’an 710071, China;Institute of Microelectronics, Xidian University, Xi’an 710071, China;Institute of Microelectronics, Xidian University, Xi’an 710071, China;IP-2 of D. S. Division, Semiconductor Manufacturing International Corporation, Shanghai 201203, China;IP-2 of D. S. Division, Semiconductor Manufacturing International Corporation, Shanghai 201203, China |
| |
| 摘 要： | Traditional and some recently reported low power,high speed and high resolution approaches for SAR A/D converters are discussed.Based on SMIC 65 nm CMOS technology,two typical low power methods reported in previous works are validated by circuit design and simulation.Design challenges and considerations for high speed SAR A/D converters are presented.Moreover,an R–C combination based method is also addressed and a 10-bit SAR A/D converter with this approach is implemented in SMIC 90 nm CMOS process.The DNL and INL are measured to be less than 0.31 LSB and 0.59 LSB respectively.With an input frequency of 420 kHz at 1 MS/s sampling rate, the SFDR and ENOB are measured to be 67.6 dB and 9.46 bits respectively,and the power dissipation is measured to be just 3.17 mW.
|
| 关 键 词： | CMOS技术 低功耗 纳米 SAR 换基 香港特区 转换器 高分辨率 |
| 收稿时间： | 2009-03-08 |
| 修稿时间： | 2009-06-11 |
A 10-bit low power SAR A/D converter based on 90 nm CMOS |
| |
| Tong Xingyuan,Yang Yintang,Zhu Zhangming,Xiao Yan and Chen Jianming. A 10-bit low power SAR A/D converter based on 90 nm CMOS[J]. Chinese Journal of Semiconductors, 2009, 30(10): 105008-8 |
| |
| Authors: | Tong Xingyuan Yang Yintang Zhu Zhangming Xiao Yan Chen Jianming |
| |
| Affiliation: | [1]Institute of Microelectronics, Xidian University, Xi'an 710071, China; [2]IP-2 of D. S. Division, Semiconductor Manufacturing International Corporation, Shanghai 201203, China |
| |
| Abstract: | analog-to-digital converter R-C combination CMOS integrated circuits nonlinearity low power |
| |
| Keywords: | analog-to-digital converter R-C combination CMOS integrated circuits nonlinearity low power |
| 本文献已被 维普 等数据库收录！ |
| 点击此处可从《半导体学报》浏览原始摘要信息 |
|
点击此处可从《半导体学报》下载全文 |
|
