Assessment of Interface Trap Charges on Proposed TFET for Low Power High-Frequency Application |
| |
Authors: | Kumar Sachin Yadav Dharmendra Singh |
| |
Affiliation: | 1.National Institute of Technology Hamirpur, Himachal Pradesh, 177005, India ; |
| |
Abstract: | Silicon - Accumulation of trap charges at the semiconductor and oxide interface is the most dominating factor and cannot be neglected as it degrades device performance and reliability. This... |
| |
Keywords: | |
本文献已被 SpringerLink 等数据库收录! |