首页 | 本学科首页   官方微博 | 高级检索  
     


1.8 V–3 GHz CMOS limiting amplifier with efficient frequency compensation
Authors:J.M. Garcia del Pozo, S. Celma, A. Otí  n, I. Lope,J. Urdangarí  n,
Affiliation:a Electronic Design Group (GDE) & Aragón Institute of Engineering Research (I3A), Science Faculty – University of Zaragoza, Pedro Cerbuna 12, CP 50009 Zaragoza, Spain
Abstract:A compact robust CMOS limiting amplifier (LA) for high data traffic optical links is presented in this work. The core considers two different blocks. First, four common-source inverter amplifiers are included, which optimize the gain-bandwidth product of the structure. And second, two additional compensation stages are placed strategically between the gain stages alleviating the pernicious load effect. These stages develop two different compensation techniques simultaneously thus increasing the bandwidth. The proposed design consumes 113 mW with a single 1.8 V supply. It achieves a cut-off frequency up to 3 GHz and provides a gain of 21 dB. The circuit is packaged in a QFN24 and mounted on a commercial FR4 PCB.
Keywords:
本文献已被 ScienceDirect 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号