di/dt Noise in CMOS Integrated Circuits

This is an overview paper presenting di/dtnoise from a designers perspective. Analysis and circuit designtechniques are presented taking package parasitics into account.The main focus is on digital CMOS design, but analysis and designsuggestions can easily be extended to mixed-mode design.