首页 | 本学科首页   官方微博 | 高级检索  
     

基于NiosⅡ的学习型遥控器设计
引用本文:肖卫初,邓曙光,朱珍奇,谭首峰,龙卫. 基于NiosⅡ的学习型遥控器设计[J]. 现代电子技术, 2010, 33(19): 147-150
作者姓名:肖卫初  邓曙光  朱珍奇  谭首峰  龙卫
作者单位:湖南城市学院,物理与电信工程系,湖南,益阳,413002
基金项目:湖南省自然科学基金资助项目,湖南省大学生研究性学习和创新性实验计划项目,湖南省教育厅科研项目(09C207)资助课题 
摘    要:以AlteraFPGA系列CycloneEPlCl2Q240C8器件为载体,通过SoPC技术构建嵌入式软核NiosⅡ处理器平台,运用VerilogHDL硬件描述语言设计等精度测量载波频率IP核、红外信号解调IP核、红外编码脉宽测量IP核和红外发送调制逻辑电路,以实现载波的精确测量、红外信号解调、脉宽测量和调制功能,并给出了外围硬件电路和软件设计方案。实验表明,该遥控器解决了单片机因时钟频率低而无法对载波频率进行测量的瓶颈,实现了对任何一款普通遥控器的按键编码学习,真正完成了学习型遥控器的学习功能。

关 键 词:软核处理器  等精度  遥控器  FPGA/SoPC

Design of Learning Remote-controller Based on Nios II
XIAO Wei-chu,DENG Shu-guang,ZHU Zhen-qi,TAN Shou-feng,LONG Wei. Design of Learning Remote-controller Based on Nios II[J]. Modern Electronic Technique, 2010, 33(19): 147-150
Authors:XIAO Wei-chu  DENG Shu-guang  ZHU Zhen-qi  TAN Shou-feng  LONG Wei
Affiliation:(Department of Physics and Electronics Engineering, Hunan City University, Yiyang 413002, China)
Abstract:Making the Altera FPGA Cyclone EP1C12Q240C8 as a carrier, the embedded platform with the Nios II processor is constructed by the SoPC technology, the equal accuracy measurement carrier frequency IP core, the infrared signal demodulation IP core, the infrared coding pulse measurement IP core and the infrared transmission modulation logic circuit are designed using the Verilog HDL to realize the accurate measurement of the carrier, the infrared signal demodulation, the pulse measurement and the modulation function. The peripheral hardware circuit and the software design scheme are given. The test result shows that it solves the problem of measuring the carrier frequency and realizes the pressing code learning for any common remote-controller, which achieves the learning function of the learning remote-controller.
Keywords:FPGA/SoPC
本文献已被 维普 万方数据 等数据库收录!
设为首页 | 免责声明 | 关于勤云 | 加入收藏

Copyright©北京勤云科技发展有限公司  京ICP备09084417号