| 一种SPARC V8结构ALU的并行错误检测结构设计 |
| |
| 引用本文： | 张洵颖.一种SPARC V8结构ALU的并行错误检测结构设计[J].微电子学与计算机,2011,28(1). |
| |
| 作者姓名： | 张洵颖 |
| |
| 作者单位： | 西安微电子技术研究所,陕西,西安,710065 |
| |
| 摘 要： | 针对嵌入式处理器在线错误检测的需求,文中基于编码预测的并行错误检测策略,选择Berger编码作为编码预测错误检测编码,设计了SPARC V8结构的加/减、逻辑和移位运算的B0编码预测结构.该结构可以直接集成为带有并行错误检测结构的SPARC V8结构ALU,相比于电路复制这样的结构实现了硬件资源的节省.与对偶复执这样两倍的执行时间并且附带结果比较的策略相比,具有明显的性能优势.
|
| 关 键 词： | 错误检测 Berger编码 |
A Parallel Error Detection Structure Design of SPARC V8 Architecture Compatible ALU |
| |
| ZHANG Xun-ying.A Parallel Error Detection Structure Design of SPARC V8 Architecture Compatible ALU[J].Microelectronics & Computer,2011,28(1). |
| |
| Authors: | ZHANG Xun-ying |
| |
| Affiliation: | ZHANG Xun-ying(Xi'an Microelectronics Technology Institute,Xi'an 710065,China) |
| |
| Abstract: | According to the on-line error detection requirement of embedded processors,this paper presents a parallel error detection structure of SPARC V8 architecture compatible ALU,which takes the B0 encoding of Berger code prediction as the parallel on-line error detection strategy.This structure can be integrated into the SPARC V8 architecture compatible ALU directly,and forms a parallel error detection ALU.Comparing with the two-rail logic method,this structure gets the hardware cost decrease.Comparing with pseu... |
| |
| Keywords: | SPARC V8 ALU |
| 本文献已被 CNKI 万方数据 等数据库收录！ |
|
